SDIVA: Structural Delay Insensitivity Verification Analysis Method for Bit-Level Pipelined Systolic Arrays with Early Output Evaluation


Ismailoglu A. N. , Askar M.

11th Euromicro Conference on Digital System Design, Parma, Italy, 3 - 05 September 2008, pp.566-571 identifier identifier

  • Publication Type: Conference Paper / Full Text
  • Doi Number: 10.1109/dsd.2008.117
  • City: Parma
  • Country: Italy
  • Page Numbers: pp.566-571

Abstract

A structural delay-insensitivity verification analysis method, SDIVA, is proposed for asynchronous systolic arrays in dual-rail threshold logic style. The SDIVA method employs symbolic delays for all output evaluation paths and works at the behavioral specification level. For bit-level pipelined systolic arrvys, which have data-dependent early output evaluation in one-dimension, SDIVA method reduces the verification analysis task to examination of three adjacent systoles so that by analyzing all possible early/late output evaluation scenarios on three systoles, the delay-insensitivity of a complete systolic array could be verified at once, regardless of the array dimensions. Delay-insensitivity violations are located and corrected at structural level, without diminishing the early output evaluation benefits. Since symbolic delays are used without imposing any timing assumptions on the environment; the SDIVA method is technology independent and robust against all physical and environmental variations.