Clock Reduction in Timed Automata While Preserving Design Parameters


Yancinkaya B., Aydın Göl E.

2019 IEEE/ACM 7th International Conference on Formal Methods in Software Engineering (FormaliSE), Montreal, Kanada, 27 Mayıs 2019 identifier