Comparative Power-Delay Performance Analysis of Threshold Logic Technologies


Ercan F., Muhtaroglu A.

5th International Conference on Energy Aware Computing Systems & Applications (ICEAC), Cairo, Egypt, 24 - 26 March 2015 identifier

  • Publication Type: Conference Paper / Full Text
  • City: Cairo
  • Country: Egypt

Abstract

Recent focus in energy efficiency is motivated with diminishing conventional energy resources, and increasing demand in low power applications with shrinking platform sizes. In this work, various threshold logic technologies are compared with each other in terms of power-delay-product (PDP). Compound CMOS, complementary pass transistor, static NAND gate, full adder, capacitive and differential threshold logic technologies are compared within a developed comparison scenario. Results in UMC180nm technology indicate that complementary pass transistor based threshold logic proves at least 2.5% more efficient than the rest in terms of PDP, while NAND based implementation has 29.2% better in terms of delay performance.