A Pipelined Camellia Architecture for Compact Hardware Implementation

Kavun E. B., Yalcin T.

21st IEEE International Conference on Application-Specific Systems, Architectures and Processors, Rennes, France, 7 - 09 July 2010 identifier

  • Publication Type: Conference Paper / Full Text
  • City: Rennes
  • Country: France
  • Middle East Technical University Affiliated: Yes


In this paper, we present a compact and fast pipelined implementation of the block cipher Camellia for 128-bit data and 128-bit key lengths. The implementation is suitable for both Field Programmable Gate Array (FPGA) and Application Specific Integrated Circuit (ASIC) platforms, and is targeted for low area and low power applications. To obtain a compact design, pipelining principles are exploited and platform specific optimizations are made. The design requires only 321 slices with a throughput of 32.96 Mbps based on Xilinx Spartan-S XC3S50-5 chip and 4.31K gates with a throughput of 81 Mbps based on 0.13-mu m CMOS standard cell library.