Design and Implementation of a Fast, Platform-Adaptive, AIS-20/31 Compliant PLL-Based True Random Number Generator on a Zynq 7020 SoC FPGA

YAYLA O., Yılmaz Y. E.

17th International Conference on Computational Intelligence in Security for Information Systems, CISIS 2024 and the 15th International Conference on EUropean Transnational Education, ICEUTE 2024, Salamanca, İspanya, 8 - 10 Ekim 2024, cilt.957 LNNS, ss.45-55 identifier

  • Yayın Türü: Bildiri / Tam Metin Bildiri
  • Cilt numarası: 957 LNNS
  • Doi Numarası: 10.1007/978-3-031-75016-8_5
  • Basıldığı Şehir: Salamanca
  • Basıldığı Ülke: İspanya
  • Sayfa Sayıları: ss.45-55
  • Anahtar Kelimeler: AIS-20/31, PLL-TRNG, random number generation
  • Orta Doğu Teknik Üniversitesi Adresli: Evet

Özet

Phase-locked loops (PLLs) integrated within field-program-mable gate arrays (FPGAs) or System-on-Chip FPGAs (SoCs) represent a promising approach for generating random numbers. Their widespread deployment, isolated functionality within these devices, and robust entropy, as demonstrated in prior studies, position PLL-based true random number generators (PLL-TRNGs) as highly viable solutions for this purpose. This study explicitly examines PLL-TRNG implementations using the ZC702 Rev1.1 Evaluation Board featuring the Zynq 7020 SoC from Xilinx, utilizing a configuration involving three such boards for experimental validation. Parameters governing the PLL-TRNG are optimized using a backtracking algorithm. Additionally, a novel methodology is proposed to enhance the rate of random data bit generation while preserving entropy characteristics. Performance metrics are rigorously evaluated against the criteria set by the German Federal Office for Information Security (BSI) AIS-20/31 Tests, accompanied by detailed descriptions of the implementation process.